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Abstract
As diminishing feature sizes drive down the energy for computations, the power budget for on-chip communication is
steadily rising. Furthermore, the increasing number of cores is placing a huge performance burden on the network-on-
chip (NoC) infrastructure. While NoCs are designed as regular architectures that allow scaling to hundreds of cores, the
lack of a flexible topology gives rise to higher latencies, lower throughput, and increased energy costs. In this paper,
we explore MorphoNoCs - scalable, configurable, hybrid NoCs obtained by extending regular electrical networks with
configurable nanophotonic links. In order to design MorphoNoCs, we first carry out a detailed study of the design
space for Multi-Write Multi-Read (MWMR) nanophotonics links. After identifying optimum design points, we then
discuss the router architecture for deploying them in hybrid electronic-photonic NoCs. We then study the design space
at the network level, by varying the waveguide lengths and the number of hybrid routers. This affords us to carry out
energy-latency trade-offs. For our evaluations, we adopt traces from synthetic benchmarks as well as the NAS Parallel
Benchmark suite. Our results indicate that MorphoNoCs can achieve latency improvements of up to 3.0× or energy
improvements of up to 1.37× over the base electronic network.
Keywords: Network-on-Chip; Nanophotonics; Reconfigurable Networks; Design-space Exploration; Optical
Interconnects
1. Introduction
Shrinking feature sizes in silicon have contributed to a
steady and substantial increase in the number of transis-
tors packed within a single chip. However, single-core per-
formance can only increase as a square root of the available
on-chip resources, as captured by Pollack’s rule [1]. Ad-
ditionally, the end of Dennard scaling has prevented any
increase in the clock frequency over the past decade, fur-
ther limiting the performance improvements that can be
achieved using a single core [2]. All of this has ushered us
into the many-core era to effectively utilize the available
transistors and cater to the ever increasing performance
demands of embedded and HPC systems.
With a large number of on-chip cores, packet-switched
networks-on-chip (NoC) have emerged as a viable solution
for serving the communication needs among the cores, as
well as for accessing memory. Their structured design al-
lows for scaling to dozens of cores as compared with bus-
based designs, while minimizing costs compared to their
fully connected counterparts [3]. However, as the number
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of cores grow into the hundreds, there is a growing gap be-
tween the on-chip computational capability (FLOP/s) and
the available on-chip bandwidth [4]. Specifically, sharing
of the available bandwidth between processors results in
an increased overall latency for core-to-core communica-
tions. More importantly, structured NoCs exhibit a higher
number of hops for distant, communicating nodes, which
significantly increases the latency at larger core counts. In
addition, the energy consumed for data movement is grow-
ing to be a significant fraction of that needed for computa-
tions. For instance, even with the older 65 nm technology
node, Intel reported that their 80 core TeraFlops processor
incurred 28% chip power solely for the routers and links [5].
Applications with traffic patterns involving distant,
communicating nodes would thus derive significant per-
formance and energy benefits if the underlying topology
can be adapted to their requirements. Nanophotonics is a
promising technology for network building blocks, due to
their inherently low latency, high throughput, and low dy-
namic energy requirements [6]. In this paper, we explore
the use of nanophotonics to augment electronic NoCs in
order to maintain the best of both worlds and enable the
required configurability.
A high-level overview of the proposed hybrid NoC is
shown in Figure 1, which includes a serpentine waveguide
that traverses an electronic mesh NoC. Separate waveg-
uides in the forward and reverse direction are provided in
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Figure 1: Overview of a basic version of MorphoNoC for an 8x8
mesh.
order to allow bidirectional data transfer. Related work
and motivation for our study is outlined in Section 2. We
study different NoC versions that involve long as well as
medium length nanophotonic waveguides, and collectively
term them as MorphoNoCs. Beginning with a multi-write
multi-read (MWMR) link as the building block, we opti-
mize the link design parameters to minimize the energy
per bit, as detailed in Section 3. We then present a hy-
brid router design that can host these configurable links,
Section 4, and then the overall MorphoNoC architecture
at the system level in Section 5. An evaluation of the
different flavors of MorphoNoCs is carried out using syn-
thetic benchmarks as well as traces from the NAS Parallel
Benchmarks, as summarized in Section 6. Conclusions are
finally discussed in Section 7.
2. Motivation and Related Work
Several related works have explored the use of photon-
ics in networks-on-chip - a good summary is provided in
the literature [7]. Examples include Corona [8], a NoC
with MWSR optical loops with token-based aribitration;
Flexishare [9], a multi-stage optical crossbar interconnect;
a CMP optical bus with dedicated wavelength for each
node [10]; LumiNOC, a NoC with multiple optical sub-
nets [11]; an optical NoC with a new structure termed
Quartern Topology (QuT) [12]; and ATAC, a hybrid NoC
that uses an optical loop for broadcast operations [13].
Purely photonic NoCs typically need a parallel electronic
network for establishing the route before transmission, or a
separate waveguide for photonic token-based arbitration.
Several of these are also concentrated topologies, which
means multiple cores are attached to a router node. Con-
figurable channel-based NoCs have also appeared in re-
cent literature [14, 15]. All-optical NoCs that eliminate
the need for path arbitration by using wavelength-routed
schemes have also been proposed [16, 17]. Nevertheless, ar-
bitration for the ejection channel at the destination node
cannot be avoided.
While photonics have the potential for significantly in-
creasing the bandwidth available while reducing the la-
tency, we believe that an all-optical NoC may not be
the best option for present day applications; we showed
this from a perspective of the performance/cost ratio in
our other works [18, 19]. Kennedy and Kodi [14] demon-
strated that when real applications are considered, an all-
optical NoC only partially utilizes the resources (links).
This is true because in real applications, the average in-
jection rate is typically very small (≈0.1) [20]. An alter-
native strategy, as explored in this work, would instead
deploy photonic links only for long-range traffic and for
nodes that communicate heavily, and rely on the cheaper
and well-understood and easily routable electronics for all
other traffic. Furthermore, we expect that the O/E and
E/O conversions incur additional clock cycles overhead,
thus rendering optical links inferior for short distance traf-
fic between, for instance, neighboring core routers (which
takes only 1 clock cycle in electronics). In fact, ATAC [13]
adopts a hierarchical strategy of different types of net-
works, with a base network using an electronic mesh, and
augmented with an optical loop. Apart from the difference
that their work relies on optics for broadcast-type opera-
tions whereas we establish point-to-point links on the same
MWMR waveguide, the key differentiating factor between
their work and ours is that we study in detail the optimum
parameters selection for the optical links. Furthermore,
we show that instead of having a long optical loop (ser-
pentine), it could be beneficial to split it up into smaller
waveguides to achieve lowered power consumption, thus
trading off performance for improved power.
In summary, we believe that our study is complemen-
tary to the work in the literature, by not only providing a
detailed look at optimizing MWMR links, but also explor-
ing the design space at the network level with trade-offs in
performance, energy and resource costs.
Furthermore, with the lack of memory storage in optics
(no flip flops or registers or buffers), an all-optical network
will require suitable a infrastructure for arbitration and/or
routing. For instance, researchers have either used a sep-
arate arbitration waveguide [8], used a parallel electronic
network for setting up paths [21], or used tokens on the
existing optical crossbar [9]. There are overheads asso-
ciated with arbitration and channel setup before packets
begin transfer. On the other hand, we feel that an alterna-
tive approach where a base electronic network is utilized
while leveraging the photonic advantages for long links,
is another useful scenario worth studying in detail. Due
to static configuration of the long links (before an applica-
tion begins), there are no overheads in arbitration and link
setup at run-time. Our work also recognizes the fact that
electronic NoCs continue to have many benefits in energy
and cost, and a hybrid opto-electric NoC appears to be a
good option for the near future.
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Thus, the contributions of this work are as follows:
• An in-depth energy-efficiency study of MWMR pho-
tonic links, demonstrating the selection of the opti-
mum design points under different constraints;
• A design-space exploration of the proposed hy-
brid NoC at the network level, considering different
lengths and number of readers/writers on the waveg-
uides;
• A robust evaluation by separately estimating the
static power consumption and the dynamic energy
at the network level;
• A realistic exploration by using a low injection rate
of 0.1 for design decisions, which brings out the lim-
itations of nanophotonics due to their higher static
power.
3. Reconfigurable Nanophotonic links
A typical nanophotonic link is composed of a laser
source, waveguide, a modulator at the transmitting end,
and a photodetector at the receiving end [6]. Photonic
interconnects can be point-to-point, single-write multi-
read (SWMR), multi-write single-read (MWSR), and
multi-write multi-read (MWMR). From the MorphoNoC
overview in Figure 1, it is clear that at each hybrid router,
we need a mechanism for injecting and receiving data at
multiple points from the serpentine waveguides. Thus an
MWMR interconnect is well-suited for our purpose. Fur-
thermore, as noted in the literature, the MWMR intercon-
nect offers the greatest flexibility and highest density [22],
and is thus adopted for this work.
Figure 2: Illustration of MWMR interconnect used in this work. For
simplicity, only a single waveguide in one direction is shown.
An illustration of our MWMR interconnect is shown
in Figure 2. Each modulator-detector pair as shown is
present at every hybrid router. The minimum distance
between two routers is 2.5 mm, corresponding to one hop
in the base electronic mesh network. The laser source pro-
vides a comb of frequencies in order to allow wavelength
division multiplexing (WDM) based channels. At each
transmitter, parallel data is serialized and then fed to a
driver that modulates the microring resonators (MRR).
Each MRR is tuned to a particular frequency. By rapidly
shifting the resonance of an MRR away from its base fre-
quency and returning it back, light can be selectively re-
tained or removed from the main waveguide to achieve
data transmission. At the receiving end, an MRR that is
tuned to the same frequency is able to capture the data.
The received photonic data is converted back to electrical
signals using a photodetector, amplifier and a deserializer.
In the example shown in Figure 2, links X→Y, X→Z, and
Y→Z are respectively established through λ1, λ2, and λ5.
On such an MWMR link, any source-destination pair can
establish a link, but not all pairs can simultaneously be
connected due to limitations in the number of wavelengths
and the number of MRRs available at each node.
The active MRRs at the transmitter and receiver side
may experience a drift in their frequency due to thermal
variations, and are thus provided with heaters in order
to stabilize their resonant frequencies [7]. Ring heating
power, also known as trimming power, is considered to be
static, and represents a large fraction of the static power
dissipation in nanophotonics.
The example shown in Figure 2 is very simplified as
it shows only one waveguide, and data from one elec-
trical link is transmitted using a single wavelength. In
our MorphoNoC, we use multiple wavelengths in order to
encode data from a single electrical link. Furthermore,
multiple waveguides are also used in each direction. The
maximum number of wavelengths that can be deployed on
each waveguide depends on the free spectral range (FSR)
for the selected MRRs as well as the bandwidth for each
wavelength [23]. For the selected MRR dimensions in our
design, the FSR is around 2THz, and we conservatively
utilize 512 Gb/s as the available aggregate data rate for
each waveguide.
3.1. Design Space Parameters
For the base MorphoNoC shown in Figure 1, a number
of design space parameters can be varied for the MWMR
interconnect in each direction. As explained in Section 4,
we assume a 128 Gb/s data rate for each electrical link
(hereby referred to as “logical link” when it crosses into
the photonic domain). The MWMR design parameters
are summarized in Table 1. The parameter stride is an
integer value indicating the number of router hops spacing
between two consecutive modulator-detector (M-D) pairs.
A stride value of 1 indicates that an M-D pair is located
every 2.5 mm, whereas a stride of 2 is used when the dis-
tance is 5 mm, effectively skipping one router along the
waveguide. Since each M-D pair incurs signal power losses
as well as heating power, different values of stride allow for
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Table 1: Design Space Parameters for MWMR Interconnect
Symbol Description Values
Dλ Data rate per wavelength {2, 4, 8, 16, 32} Gb/s
Nλ # Wavelengths per waveguide (512 Gb/s / Dλ)
E Total logical links supported {4, 8, 16, 32}
W Number of waveguides {E/4, E/4 + 1, . . . , Nλ}
L Length of waveguides {2.5, 5, 7.5, . . . , 160}mm
S Stride {1, 2, 4, 8}
Table 2: Nanophotonic Parameters
Parameter Value
Technology Node 11 nm Tri-Gate
Waveguide Loss 100 dB/m
Coupler loss 1 dB
Waveguide Bending Loss ∼0 dB
Laser Efficiency 25%
Ring Through Loss 0.01 dB
Ring Drop Loss 1 dB
Ring Area 100 µm2
Modulator Insertion Loss Optimized (0.01-10 dB)
Modulator Extinction Ratio Optimized (0.01-10 dB)
Ring Tuning Model Thermal + Bit Reshuffle
Ring Tuning Efficiency 10 GHz/K
Ring Heating Efficiency 100 K/mW
Temperature Range 280-380 K
Injection Rate 0.1
Target BER 10−15
a trade-off between energy and performance. The maxi-
mum number of logical links that can be supported by
each waveguide is the ratio of the aggregate data rate (512
Gb/s) and the logical link rate (128 Gb/s). Thus, a maxi-
mum of four logical links per waveguide are allowed. The
length of the waveguides L is fixed for a given flavor of
MorphoNoC, and is a multiple of the per-hop length of
2.5 mm. The value of E is also generally fixed for a given
interconnect, chosen among a range of values. The possible
values of the MWMR design parameters is shown in Ta-
ble 1. Note that a logical link on an MWMR uses exactly
the same data rate as an electrical link, 128 Gb/s. In other
words, if the data rate for each wavelength is 16 Gb/s, a
logical link will utilize exactly 8 wavelengths, irrespective
of the available number of wavelengths.
3.2. Energy-efficient Parameter Selection
We modified the DSENT tool in order to model
MWMR interconnects. DSENT provides estimates of en-
ergy consumption for contemporary nanophotonics, as well
as electronic routers and links for technology nodes down
to 11nm [20]. We obtained a version of DSENT from the
Graphite distribution [24] since it includes the model for
an SWMR link, and modified it for our case accordingly.
The photonic parameters adopted for our study are sum-
Figure 3: Variation of MWMR interconnect energy per bit with Dλ
and W .
marized in Table 2. The insertion loss and extinction ra-
tio for the ring modulator are automatically optimized by
DSENT to achieve the lowest possible modulator and laser
power consumption in total. Furthermore, as previously
described, MRRs are tuned by heating in order to offset
any drifts. In general, the rings can drift across the en-
tire FSR of 2 THz, thereby requiring ≈ 2 mW trimming
power per ring based on Table 2. With this model, the
total power increases with more rings (wavelengths) per
waveguide. However, by using the bit reshuffling model in
DSENT, any ring that drifts into an adjacent frequency
band can be utilized for that band through simple bit
reshuffling in hardware [20]. Due to each ring now requir-
ing tuning only across its own frequency band, the total
heating power remains constant for a given waveguide irre-
spective of the number of wavelengths. This information is
useful for understanding the simulation results described
as follows.
We executed a total of over 700,000 simulations of
the modified-DSENT in order to explore the entire design
space, covering the parameters in Table 1.
All simulations used an injection rate of 0.1 to compute
the energy per bit. We observed that at any given length,
there exists an optimum data rate per wavelength, as well
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Table 3: Energy Components for W=6,L=0.07 meter, E=16, S=1
Dλ (Gb/s)
Energy per Bit (pJ/bit)
Laser MRR Ht Lkg Dyn Total
8 4.11 3.38 0.10 0.21 7.81
16 2.06 3.38 0.10 0.18 5.71
32 3.50 3.38 0.09 0.33 7.29
as an optimum number of waveguides, in order to achieve
the lowest energy per bit. These trends are captured in
Figure 3 for L=0.07 m, E=16, and S=1, with 128 Gb/s
logical links. In this case, the minimum energy occurs for
6 waveguides and 16 Gb/s per wavelength. These results
can be explained by studying the distribution of energy
among the different factors. Table 3 shows this data at a
fixed number of waveguides, W , but with varying Dλ.
Figure 4: Energy components for Dλ = 8 Gb/s, L=0.07 m, E=16,
S=1, injection rate=0.1, and 128 Gb/s logical links.
As Dλ takes on values of 8, 16, and 32 Gb/s, the num-
ber of wavelengths per waveguide changes to 16, 8, and 4,
respectively. The ring heating power remains constant, as
previously explained. However, as we decrease the number
of wavelengths per waveguide from 16 to 8, the number of
rings (modulator + detector) is decreasing, yielding lower
signal losses on the waveguide. As a result, a lower laser
power is sufficient for a good detection at the receiver.
However, as we further increase the modulation rate cor-
reponding to 32 Gb/s, the laser needs higher power just to
sustain the higher data rate. This effect dominates, giving
rise to a net increase in energy. The dynamic energy of the
associated electronics appears to follow the same trend as
the laser power.
Figure 4 shows the energy variation as we change the
number of waveguides W , keeping the data rate constant
at 8 Gb/s per wavelength. At lower W , the laser power
dominates. When W increases, Nλ decreases (as we are
Table 4: Latency Parameters for Photonics [25]
Parameter Value
Modulator Driver Latency 9.5 ps
Modulator Delay (E-O Conversion) 14.3 ps
Photodetector Delay (O-E Conversion) 0.2 ps
Receiver Amplifier 4.0 ps
Link Propagation 4.67 ps/mm
supporting a fixed E=16 logical links). As a result, ring
losses per waveguide decrease, allowing lower laser power.
At the same time, however, the ring heater power is in-
creasing, as it is a constant value per waveguide. Beyond
a certain point, the ring heater power dominates, resulting
in an increase in the total energy per bit as waveguides are
added.
Figure 5: Variation of the optimal Dλ and W with length. E=16,
S=2, injection rate=0.1, and 128 Gb/s logical links.
This discussion highlights the need for selecting the op-
timum data rate and number of waveguides for MWMR
interconnects. We expect that at longer lengths L, ring
losses will dominate due to the increasing number of mod-
ulators/detectors along the waveguide. As a result, we
can predict that higher data rates will achieve optimal
energy, because higher rates will decrease the number of
wavelengths and thus the total number of rings along the
length of the waveguide. Furthermore, we also predict a
larger number of waveguides at longer lengths, in order to
spread out the ring losses across waveguides. These trends
can be observed in the optimum Dλ and W numbers plot-
ted as a function of length L in Figure 5.
3.3. Latency
The latency values for our MWMR link are calculated
based on the individual latency paramters for the different
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components, estimated by Chen et al [25]. These param-
eters are listed in Table 4. For the 160 mm waveguide in
Figure 1, the above parameters translate to a 775 ps de-
lay for the longest path, which is well within the electrical
clock period of 1 ns. Thus the latency for every photonic
link traversal for a single flit is taken as 1 clock cycle in
our simulations. This is valid for the entire flit because
the data rate of a logical link on the waveguide matches
the electrical link data rate.
3.4. Data Rates for Long Lengths
There might be concerns that the propagation delay on
our long photonic waveguide might restrict the achievable
throughput, that is, the data rate per wavelength. How-
ever, due to the predictable propagation delay in photon-
ics, data transmission on photonic channels is generally
carried out in a wave-pipelined manner - the next bit is
transmitted before the previous bit arrives at the desti-
nation [26, 27]. Therefore these long waveguides can eas-
ily support data rates of 32 Gb/s, the maximum we have
adopted here.
3.5. Comparison with Regular Electronics
We obtained the energy per bit for our MWMR links
at different lengths as specified in Table 1. At each length,
for a fixed E, and 128 Gb/s logical links, we obtained the
optimum Dλ and W through an exhaustive search. For
comparison with electronics, we modeled a linear chain of
routers and links connected back to back for the same dis-
tance as the waveguides, and estimated the energy using
DSENT. A flit size of 128 bits @ 1 GHz was used, with
Figure 6: Comparison of Nanophotonic MWMR with Electronics
Routers and Links - Injection Rate = 0.5
routers incorporating 4 ports and 4 virtual channels (VC)
per port, and a buffer size of 4 flits per VC. The results
are shown in Figures 6 and 7 for injection rates of 0.5 and
Figure 7: Comparison of Nanophotonic MWMR with Electronics
Routers and Links - Injection Rate = 0.1
0.1. We can see that a stride of 1 is inferior to regular
electronics at low injection rates, due to high static power
in nanophotonics. Nevertheless, photonics can provide re-
markable performance benefits due to low latencies at long
lengths. In order to reap energy benefits, a stride of 2 or
more is required. Furthermore, the length traversed by a
flit in an electronic mesh is always smaller than the serpen-
tine path followed by the photonic flits; as a result, stride
values > 1 are absolutely needed if we need any energy
improvements.
4. Hybrid Router Design
With an optimized MWMR link as the building block,
we now present a hybrid router architecture that can al-
low flits to traverse from the electronic network to the
photonic waveguides, and vice versa. The router archi-
tecture is shown in Figure 8. The base router from a 2D
electronic mesh is extended in order to provide the neces-
sary connections to photonics. Each input port has four
virtual channels (VC) - two VCs are reserved for regu-
lar traffic from neighboring routers; the third VC is used
for flits from neighbors or local processor that need to
traverse the photonic pathway. These flits follow the or-
ange path and arbitrate at a smaller add-on router before
moving onto their intended logical links on the MWMR.
The fourth VC is used for serving flits arriving from the
photonic links that need to move back into the electrical
domain.
The motivations for using two crossbars is two-fold.
First, if we assume that the optical serpentine supports
2 logical links in each direction, we would need an addi-
tional 4 ports for the router. So the original 5×5 crossbar
would now be replaced by a 9×9 crossbar. However, if we
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Figure 8: Hybrid Router Architecture.
split it into two crossbars of size 5×5 and 5×4, the sum of
their areas is smaller than that of a single 9×9 crossbar.
Second, we believe that using a separate crossbar can give
slightly higher performance, explained as follows. When
flits arrive at the router input port, they stay temporarily
in the virtual channel buffers. The virtual channels associ-
ated with each input port of the router will then compete
for access to an input port of the crossbar1. We want to
avoid the optical traffic from competing with regular traf-
fic on the same port of the 9×9 crossbar, given that the
optical traffic is guaranteed to take a different output port
and thus a different path anyway. By providing a parallel
path through a separate crossbar, we avoid this compe-
tition. However, the preceding router needs to be aware
that the next hop is going to be an optical hop, and as-
sert the appropriate virtual channel request line. As with
normal routers, the common data link is used to transmit
data to the input of the router.
The modulators and detectors are programmed stati-
cally (before the application begins, for instance), to ac-
tivate the required wavelengths. The programming tech-
nique is not studied here, but could most likely make use of
out-of-band information from the electronic network path.
While any W and Nλ values are supported by the architec-
ture, at any given point of time only four outgoing and four
incoming photonic links can be programmed in the hybrid
router. This is in keeping with the four output ports of the
add-on router, as well as four links at the detector output
(not separately shown).
1To avoid competition among virtual channels, some crossbar de-
signs assume that each virtual channel is provided access to a dedi-
cated input port into the crossbar; but this will increase the number
of crossbar ports by a factor of n (for n VCs) and thus increase the
area significantly.
Table 5: Router design space parameters
Param. Description Value
fe Clock freq. {4, 2, 1, 0.5} GHz
F Flit size 128×109/fe={32,64,128,256} bits
B Buf. depth 512 / F = {16, 8, 4, 2} flits
(a) K=1 snake (b) K=2 snakes
(c) K=4 snakes (d) K=8 snakes
Figure 9: MorphoNoCs for different number of snakes
4.1. Energy-efficient Parameter Selection
We used DSENT to model a regular 5-port base router
and study different configurations. The data rate is fixed
at 128 Gb/s per link. The values of the design parameters
are provided in Table 5. The flit sizes are chosen so that
the same data rate per link is maintained. Furthermore, to
maintain a fair comparison among routers, the total stor-
age is kept constant at 512 bits per port, and the buffer
depth per VC is adjusted accordingly. The dynamic en-
ergy for the links and router decreases with reducing clock
frequency; however, the router leakage, predominantly the
buffer leakage, increases despite the constant storage size.
This is attributed to larger buffer depth requiring more
decoding circuitry. Due to the two opposing factors, the
minimum energy per bit point occurs at 128 bits/1 GHz
for injection rate = 0.1. We thus chose this configuration
for MorphoNoC.
5. Putting It All Together: MorphoNoCs
MorphoNoCs can now be designed using the building
blocks presented till now. One version is shown in Figure 1.
This chip supports 256 cores by utilizing a four-cores clus-
ter at every router node of the network. The dimensions
are commensurate with commonly observed numbers for
processor cores. The overall design is varied by changing
7
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Figure 10: Static photonic power dissipation for different K and S
the stride length S for the serpentine MWMR waveguides,
as well as the number of sets of serpentine waveguides, or
snakes, K. MorphoNoCs for different values of K are shown
in Figure 9. The design parameters for each snake are op-
timized as described in Section 3. To make a fair compar-
ison among the different options, we support a constant
number of logical links, Etot, in the MWMR interconnect,
irrespective of the number of snakes K. For instance, with
Etot=32 at K=8, each of the 8 snakes needs to support
only 4 logical links in each direction. The photonic static
power dissipation for each flavor of MorphoNoC is shown
in Figure 10. The K=1 option is not shown as it is ex-
hibits significantly larger static power and thus does not fit
within the scale. For larger number of snakes, the smaller
length yields a large reduction in the static power, due to
reduced losses from fewer rings and shorter waveguides.
To elaborate, the losses affect the laser power exponen-
tially, assuming a fixed responsivity at the receiver end
(1.1 A/W). This effect is evidenced from the lower laser
power needed for larger number of snakes, as shown in the
figure. The different versions allow trade-offs between en-
ergy and latency. The hardware resource costs for each
of the MorphoNoCs is summarized in Table 6. These are
based on the optimum Dλ, W , and Nλ derived for each
snake as previously outlined. At higher snake counts and
stride values, more wavelengths (WL) can be packed into
waveguides without significant ring losses, thus giving a
lower number of waveguides (WG) and lower modulation
rates. In some of the entries in the table, non-integer wave-
lengths per waveguide is just indicative of the fact that the
number of logical links required to be supported by each
snake (=Etot/K) didn’t turn out to be an integer multi-
ple of the number of logical links supported by the opti-
mal waveguide, and thus an extra waveguide with different
wavelengths per WG was used.
5.1. Static Power Comparison with Other Photonic NoCs
A comparison of the static power of MorphoNoCs with
other photonic NoCs in the literature is summarized in
Table 7. Since the laser power and MRR trimming power
are the dominant components (see Figure 10), we focus
on these two components. In addition, the table also com-
pares the proposed chip area for these NoCs, as well as the
number of MRRs required. For NoCs that have multiple
variants, the largest and smallest configurations have been
captured in the table. The MorphoNoC variant with only
one snake (K=1) and unit stride (S=1) is inferior in terms
of the static power, due to the very long serpentine as well
as large MRR aggregated losses that result in a higher de-
mand for laser power. Additionally, for this case, fewer
number of wavelengths are used per waveguide (Table 6);
as a result, the MRR tuning power cannot be offset sig-
nificantly by bit shuffling (see Section 3.2), thus yielding
437 µW trimming power per ring, which is high.
On the other hand, as we increase the number of
snakes, the optimum configuration of MorphoNoCs uses
a larger number of wavelengths and thus the trimming
power per ring reduces to 31 µW. Moreover, the snakes
also become shorter, thus reducing losses and thus low-
ering the laser power. Additionally, the total number of
logical links supported by each snake (=Etot/K) reduces
as we increase the number of snakes K. As a result, each
router in each snake needs to support only a fewer number
of wavelengths. Overall, the cumulative effect is a reduc-
tion in the number of rings for larger K, which further
drives down the total ring trimming power. Similarly, in-
creasing the stride S reduces the number of hybrid routers,
thereby reducing the number of rings as well as losses on
the waveguide. Thus, MorphoNoC variants with larger
K and larger S are much more power efficient, with the
extreme case of K=8 and S=4 exhibiting itself to be bet-
ter than the other NoCs. However, this comes at a price,
which is a reduced performance due to diminished connec-
tivity, as we shall see in Section 6.
As we just noted, the individual NoC parameters af-
fects the total power consumption. Unfortunately, the
different works in the literature do not adopt a uniform
set of parameters, and it is thus difficult to make a fair
comparison. Table 8 illustrates the different parameters
adopted by the different photonic NoCs. The technol-
ogy node does not significantly affect the static power,
because the leakage power from electronic components is
small compared with the laser and MRR trimming power.
However, the other parameters, namely, the losses, trim-
ming power per ring, and detector efficiency show a large
variation among the NoCs. For instance, most NoCs as-
sume ∼20 µW per ring whereas MorphoNoCs shows a
range from 31 to 497 µW per ring, as discussed. Simi-
larly, the MorphoNoCs modulator insertion loss is opti-
mized in the DSENT tool between 0.1-10.0, whereas most
other works assume a very small insertion loss. The laser
efficiency used by MorphoNoCs is lower (an additional dB
of loss). The MRR through loss (or passing-by loss) is
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Table 6: Resource Counts for Different Versions of MorphoNoCs. These Include Forward and Reverse Paths of the MWMR Links.
MorphoNoC
# WGs
Avg WLs Length(m) Add-on
MRRs
Dλ
Type per WG per WG Routers (Gb/s)
K=1, S=1 64 8 0.16 64 65536 16
K=1, S=2 32 16 0.16 32 32768 16
K=1, S=4 32 16 0.16 16 16384 16
K=1, S=8 32 32 0.16 8 16384 8
K=2, S=1 24 21.33 0.08 64 32768 16
K=2, S=2 16 32 0.08 32 16384 16
K=2, S=4 16 64 0.08 16 16384 8
K=2, S=8 16 64 0.08 8 8192 8
K=4, S=1 16 32 0.04 64 16384 16
K=4, S=2 16 64 0.04 32 16384 8
K=4, S=4 16 128 0.04 16 16384 4
K=8, S=1 16 64 0.02 64 16384 8
K=8, S=2 16 128 0.02 32 16384 4
K=8, S=4 16 128 0.02 16 8192 4
0.01 dB in MorphoNoCs, whereas most of the other works
assume 0.001 dB. This will impact the total losses when
a large number of rings exist in the system, see Table 7.
Thus the loss parameters chosen in MorphoNoCs are very
conservative.
Relying on the DSENT tool, the detector sensitivity in
MorphoNoCs is computed based on the chosen (optimized)
insertion loss and extinction ratio of the modulator; it thus
varies depending on the configuration chosen. The sensi-
tivity varies from -22 dBm to -28 dBm, which indicates
that sensing capability is very high (which will reduce the
laser power demand). The fixed quantity is the photode-
tector responsivity, which is set at 1.1 A/W. On the other
hand, the other NoCs use detectors with poorer sensitiv-
ity, around -20 dBm. Overall, it is difficult to estimate
whether the net effect of conservative loss parameters in
MorphoNoCs but a superior detector sensitivity will cancel
out, as compared with other NoCs. It suffices to note that
MorphoNoCs is very competitive in terms of the power
consumption, especially for larger K and S values.
5.2. Photonic Links Selection
For a given version of MorphoNoC, a simple configu-
ration algorithm is followed in order to select the logical
links to be configured within the snakes. The selection
is based on the observed traffic pattern for a given appli-
cation. The algorithm is listed in Algorithm 11, and is
self-explanatory.
6. Experimental Evaluation
In order to evaluate our MorphoNoCs, we use traces
from synthetic benchmarks as well as benchmark suites
that run on parallel HPC platforms. We use BookSim 2.0
simulator [30] in trace mode to obtain latency estimates.
For energy estimates, we obtain the dynamic energy con-
sumption per flit from our modified DSENT, and use it
to compute the total dynamic energy based on the com-
munication volume and the network paths taken by the
flits. Static power consumption has already been provided
in Section 5. We adopt the 8x8 networks previously de-
scribed, that are capable of supporting 256 cores. All traf-
fic traces are based on 64-node benchmarks, as the network
has 64 routers.
6.1. Synthetic benchmarks
Synthetic traffic patterns are obtained from PacketGe-
nie [31]. Specifically, five of the test vectors from the de-
veloper’s website are directly used for our network simu-
lations. These include the frequently communicating pair
(FCP) traces: FCP Side and FCP Center ; as well as the
many-to-few-to-many (MFM) patterns that include mod-
els of memory at different parts of the chip: MFM Side,
MFM Center, and MFM Corner. Simulation results are
shown in Figure 12 and Figure 13. For small stride and
number of snakes, as expected the latency improvements
are better. For K=1 snake, the FCP Center and MFM
Center benchmarks show respective latency improvements
of 3.0× and 2.53× over the base network. However, the
dynamic energy per bit is inferior, with 2.27× and 2.28×
higher dynamic energy over the base network. The situ-
ation reverses for larger values of K and S. These same
applications at K=8 and S=4 have 0.81× and 1.07× la-
tency improvement respectively, and an energy improve-
ment of 1.13× and 1.18× respectively. All the other K and
S values provide a range of trade-offs between these two
extremes. It is worth noting that certain communication
patterns which have medium/short distance communica-
tion show good latency results at larger K values, e.g. the
MFM Side and MFM Corner. Such apps are able to de-
rive simultaneous latency and energy benefits, unlike long-
distance traffic apps such as FCP Side and FCP Center.
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Table 7: Static Power and Resource Comparison of Photonic NoCs.
Configuration Cores Chip Area Rings Laser (W) Trim (W)
Corona (MWSR Serpentine, 4N cores) [8, 28]
N=64 256 625mm2 1,056,000 2.6 26
Flexishare (N = kC cores, Multistage Hybrid Opto-Electric, Radix=k, #Channels=M) [9]
N=64, M=16, K=32, C=2 64 - 550,000 5.8 11.9
N=64, M=2, K=16, C=4 64 - 33,000 0.5 0.6
Optical Bus (4N cores, Optical bus, K wavelengths per node) [10]
N=8, K=1 32 400 mm2 Ignored 6.35 0
N=4, K=1 16 400 mm2 Ignored 0.79 0
LumiNoC (N cores, Optical subnets using L layers) [11, 29]
N=64, L=4 64 400 mm2 65,000 1.54 1.31
N=64, L=1 64 400 mm2 16,000 0.35 0.33
QuT (N cores, Quartern topology) [12]
N=64 64 225 mm2 45,056 0.7 0.99
N=128 128 225 mm2 172,000 6.52 3.79
CW/CCW (4N cores, Clockwise and Counterclockwise waveguides) [14]
N=16 64 400 mm2 104,000 2.5 2.6
MorphoNoCs (4N cores, MWMR Serpentine Opto-Electric, K snakes, S stride) [this work]
N=64, K=1, S=1 256 400 mm2 65,536 6.75 16.54
N=64, K=8, S=4 256 400 mm2 8,192 0.14 0.19
Table 8: Comparison of Different Parameters Used by Photonic NoCs.
Type Parameter Corona Flexishare Optical Bus LumiNoC QuT CW/CCW MorphoNoCs
Technology Process Node 16 nm 22 nm 32 nm 22 nm 22 nm - 11 nm
Efficiency
Laser Efficiency (dB) 5 5 0 5 5 5 6
Detector Sensitivity (dBm) -27.2 -20 -15.64 -20 -17 -20 -22 to -28
Loss
Coupler (dB) 1 1 3 1 1 0 0
Splitter (dB) 0.1 0.2 0.2 0.2 0.1 0 0
E-O or Diode Loss (dB) 0 1 0 1 0 0 1
Modulator Insertion (dB) 0 0.001 1 0.001 0.01 0.0001 0.01 to 10
Propagation (dB/cm) 0.3 1 1.3 1 1 1 1
WG Bending (dB) 0 0 0.5 0 0.005 0 0
WG Crossing (dB) 0 0 0 0 0.12 0.05 0
Ring Through (dB) 0.0016 0.001 0 0.001 0.01 0.0001 0.01
Ring Drop (dB) 0 1.5 0 1.5 0.5 1 1
Interlayer Coupling (dB) 0 0 1 0 0 0 0
Detector Loss (dB) 3 0.1 0.97 0.1 0 0 1
Trimming Power per Ring (µW) 23.6 20 0 20 20 26 31 to 497
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Data: Size of network S, Number of snakes K, and stride
S
Input: Traffic pattern: Communication volume between
each source-destination pair.
Input: Resource constraints: Total number of allowed
logical links, Etot = 32; The number of logical
links that can be connected to each node, in each
direction, Enode = 4;
Output: Selection of logical links to be activated within
each snake, and the resulting network topology
1 Obtain number of links per snake, Esnake ← Etot/K
2 Obtain list of allowed src-dest node pairs (links) across all
snakes, using given value of S.
3 Calculate the latency of the base electronic mesh for given
traffic
4 for all allowed logical links do
5 Activate each link by itself and estimate reduction in
latency;
6 Store the link’s contribution to latency reduction;
7 Sort the links in decreasing order of contribution to
latency reduction
8 repeat
9 Remove the next link at the top of the sorted links
list;
10 Examine link feasibility based on resource constraints;
11 if link is feasible then
12 Add link to output list of activated links
13 Recalculate contribution of each link and update
sorted list;
14 until Sorted links list is not empty;
15 Construct network model with all the activated links;
16 Compute shortest paths for each src-dest pair for use in
energy estimations.
Figure 11: Algorithm for Selecting the Set of Links to be Configured
6.2. NAS parallel benchmarks
In order to further evaluate our networks with re-
alistic scenarios, we used the NAS Parallel Benchmarks
(NPB) [32]. Class A workloads were used for the following
kernels - CG, MG, FT, LU, and EP. These benchmarks
were executed on an in-house cluster and traffic traces
obtained using MPICL. The traces were then converted
into BookSim-compatible traces. The simulation results
are shown in Figure 14 and Figure 15. The latency re-
sults obtained from these benchmarks are more promis-
ing. For all types of snakes, there is always an improve-
ment in the average latency. The best latency improve-
ments are observed for MG and FT (2.37× and 2.60×) for
K=1, because both these apps have long-range commu-
nications. FT also exhibits all-to-all communication and
thus shows marked improvement. Curiously, though, the
best latency results for both are achieved at stride S=4.
Further investigation is needed to understand this result.
The LU benchmark is almost completely comprised of 1
hop communications, and thus doesn’t see much improve-
ments. The EP (embarrassingly parallel) benchmark has
very little communication, but the little data transfer be-
tween the root node and all other nodes accounts for the
reported latency improvement.
Energy trends are also similar to the synthetic bench-
marks, except for LU which shows no energy benefits due
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Figure 12: Latency for Different MorphoNoCs - Synthetic Bench-
marks
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Figure 13: Dynamic Energy for Different MorphoNoCs - Synthetic
Benchmarks
to 1 hop traffic. EP consumes very low energy due to the
almost non-existent traffic. FT shows the highest energy
improvement of 1.37× at K=4 and S=4. At this point, it
also has a 2.23× latency improvement over the base net-
work. Improvements in both is attributed to the all-to-all
traffic pattern.
7. Conclusions
In this paper, we explored an interesting class of hy-
brid NoCs, that we term as MorphoNoCs. As the num-
ber of cores grow, there is an increasing need for high-
performance interconnect to cater to long-distance com-
munication. We believe that hybrid opto-electric NoCs
that leverage the advances in electronic NoCs and routing
techniques, while adopting nanophotonics for long links,
would be a possible path forward before we migrate to fully
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Figure 15: Dynamic Energy for Different MorphoNoCs - NPB Bench-
marks
optical NoCs. Our investigations revealed that long, ser-
pentine waveguides, while providing the best performance,
can expend considerable power. Different variants of Mor-
phoNoCs were then presented, enabling tradeoffs between
performance and power. By carrying out an exhaustive
design-space exploration for the individual MWMR links
used in our NoCs, we ensured that each variant of Mor-
phoNoC was energy efficient. Moreover, the MMWR ex-
ploration also demonstrated the need for choosing suitable
parameters for long optical links. Overall, results using
synthetic benchmarks as well as the NAS Parallel Bench-
marks were promising, indicating latency improvements of
up to 3.0× or energy improvements of up to 1.37× over
the base electronic network.
8. Acknowledgment
This work was partially supported by the Air Force Of-
fice of Scientific Research (AFOSR) under Award FA9550-
15-1-0447. The authors also thank the anonymous review-
ers for their comments, which helped to improve the qual-
ity of the paper.
References
[1] S. Borkar, Thousand core chips: A Technology Per-
spective, in: 44th annual Design Automation Confer-
ence (DAC), ACM, 2007, pp. 746–749.
[2] M. Bohr, A 30 Year Retrospective on Dennard’s
MOSFET Scaling Paper, IEEE Solid-State Circuits
Newsletter 12 (1) (2007) 11–13.
[3] L. Benini, G. De Micheli, Networks on Chips: Tech-
nology and Tools (book), Elsevier Morgan Kaufmann
Publishers, Amsterdam; Boston, 2006.
[4] D. H. Albonesi, A. Kodi, V. Stojanovic, Workshop
on Emerging Technologies for Interconnects - Final
Report, Workshop Report (Jul. 2013).
URL http://weti.cs.ohiou.edu/WETI Report.pdf
[5] S. Vangal, J. Howard, G. Ruhl, S. Dighe, H. Wilson,
J. Tschanz, D. Finan, A. Singh, T. Jacob, S. Jain,
V. Erraguntla, C. Roberts, Y. Hoskote, N. Borkar,
S. Borkar, An 80-Tile Sub-100-W TeraFLOPS Pro-
cessor in 65-nm CMOS, IEEE Journal of Solid-State
Circuits 43 (1) (2008) 29–41.
[6] K. Bergman, L. P. Carloni, A. Biberman, J. Chan,
G. Hendry, Photonic Network-on-Chip Design
(book), Springer, 2014.
[7] C. J. Nitta, M. K. Farrens, V. Akella, On-Chip Pho-
tonic Interconnects: A Computer Architect’s Perspec-
tive (book), Synthesis Lectures on Computer Archi-
tecture series, Morgan & Claypool Publishers, 2013.
[8] D. Vantrease, R. Schreiber, M. Monchiero,
M. McLaren, N. P. Jouppi, M. Fiorentino, A. Davis,
N. Binkert, R. G. Beausoleil, J. H. Ahn, Corona:
System implications of emerging nanophotonic tech-
nology, in: Proceedings of the 35th Annual Interna-
tional Symposium on Computer Architecture, ISCA
’08, IEEE Computer Society, Washington, DC, USA,
2008, pp. 153–164. doi:10.1109/ISCA.2008.35.
[9] Y. Pan, J. Kim, G. Memik, Flexishare: Channel shar-
ing for an energy-efficient nanophotonic crossbar, in:
HPCA - 16 2010 The Sixteenth International Sym-
posium on High-Performance Computer Architecture,
2010, pp. 1–12. doi:10.1109/HPCA.2010.5416626.
[10] N. Kirman, M. Kirman, R. K. Dokania, J. F. Mar-
tinez, A. B. Apsel, M. A. Watkins, D. H. Albonesi,
Leveraging optical technology in future bus-based
chip multiprocessors, in: Proceedings of the 39th An-
nual IEEE/ACM International Symposium on Mi-
croarchitecture, MICRO 39, IEEE Computer Soci-
ety, Washington, DC, USA, 2006, pp. 492–503. doi:
10.1109/MICRO.2006.28.
12
[11] C. Li, M. Browning, P. V. Gratz, S. Palermo, Lu-
miNOC: A Power-Efficient, High-Performance, Pho-
tonic Network-on-Chip for Future Parallel Architec-
tures, in: 21st international conference on Parallel
Architectures and Compilation Techniques (PACT),
ACM, 2012, pp. 421–422.
[12] P. K. Hamedani, N. E. Jerger, S. Hessabi, QuT:
A Low-power Optical Network-on-Chip, in: 8th
IEEE/ACM International Symposium on Networks-
on-Chip (NoCS), IEEE, 2014, pp. 80–87.
[13] G. Kurian, J. E. Miller, J. Psota, J. Eastep, J. Liu,
J. Michel, L. C. Kimerling, A. Agarwal, Atac: A 1000-
core Cache-coherent Processor with On-chip Optical
Network, in: 19th international conference on Parallel
Architectures and Compilation Techniques (PACT),
ACM, 2010, pp. 477–488.
[14] M. Kennedy, A. K. Kodi, Bandwidth Adaptive
Nanophotonic Crossbars with Clockwise/Counter-
clockwise Optical Routing, in: 28th International
Conference on VLSI Design (VLSID), IEEE, 2015,
pp. 123–128.
[15] S. Le Beux, H. Li, I. O’Connor, K. Cheshmi, X. Liu,
J. Trajkovic, G. Nicolescu, Chameleon: Channel effi-
cient Optical Network-on-Chip, in: Design, Automa-
tion and Test in Europe Conference and Exhibition
(DATE), IEEE, 2014.
[16] S. Koohi, S. Hessabi, All-optical wavelength-routed
architecture for a power-efficient network on chip,
IEEE Transactions on Computers 63 (3) (2014) 777–
792.
[17] M. Briere, B. Girodias, Y. Bouchebaba, G. Nicolescu,
F. Mieyeville, F. Gaffiot, I. O’Connor, System level
assessment of an optical noc in an mpsoc platform, in:
Proceedings of the conference on Design, Automation
and Test in Europe (DATE), EDA Consortium, 2007,
pp. 1084–1089.
[18] S. Sun, V. K. Narayana, A. Mehrabian, T. El-
Ghazawi, V. J. Sorger, A universal multi-hierarchy
figure-of-merit for on-chip computing and communi-
cations (2016). arXiv:1612.02486.
[19] S. Sun, V. K. Narayana, T. El-Ghazawi, V. J. Sorger,
Moore’s law in clear light (2016). arXiv:1612.02898.
[20] C. Sun, C.-H. O. Chen, G. Kurian, L. Wei, J. Miller,
A. Agarwal, L.-S. Peh, V. Stojanovic, DSENT - A
Tool Connecting Emerging Photonics with Electron-
ics for Opto-Electronic Networks-on-Chip Modeling,
in: 6th IEEE/ACM International Symposium on Net-
works on Chip (NoCS), IEEE, 2012, pp. 201–210.
[21] J. Chan, G. Hendry, A. Biberman, K. Bergman, L. P.
Carloni, PhoenixSim: A simulator for physical-layer
analysis of chip-scale photonic interconnection net-
works, in: Proceedings of the Conference on Design,
Automation and Test in Europe, DATE ’10, Euro-
pean Design and Automation Association, 3001 Leu-
ven, Belgium, Belgium, 2010, pp. 691–696.
[22] Y. Pan, J. Kim, G. Memik, FeatherWeight: Low-
cost Optical Arbitration with QoS Support, in: 44th
annual IEEE/ACM International Symposium on Mi-
croarchitecture, ACM, 2011, pp. 105–116.
[23] K. Preston, N. Sherwood-Droz, J. S. Levy, M. Lip-
son, Performance Guidelines for WDM Intercon-
nects Based on Silicon Microring Resonators, in:
CLEO:2011 - Laser Applications to Photonic Appli-
cations, Optical Society of America, 2011, p. CThP4.
[24] J. E. Miller, H. Kasture, G. Kurian, C. Gruen-
wald III, N. Beckmann, C. Celio, J. Eastep, A. Agar-
wal, Graphite: A Distributed Parallel Simulator for
Multicores, in: 16th International Symposium on
High Performance Computer Architecture (HPCA),
IEEE, 2010, pp. 1–12.
[25] G. Chen, H. Chen, M. Haurylau, N. A. Nelson, D. H.
Albonesi, P. M. Fauchet, E. G. Friedman, Predictions
of CMOS Compatible On-chip Optical Interconnect,
Integration, the VLSI Journal 40 (4) (2007) 434–446.
[26] D. Vantrease, N. Binkert, R. Schreiber, M. H. Li-
pasti, Light Speed Arbitration and Flow Control
for Nanophotonic Interconnects, in: 42nd annual
IEEE/ACM International Symposium on Microarchi-
tecture, IEEE, 2009, pp. 304–315.
[27] J. H. Ahn, R. G. Beausoleil, N. Binkert, A. Davis,
M. Fiorentino, N. P. Jouppi, M. McLaren,
M. Monchiero, N. Muralimanohar, R. Schreiber,
et al., CMOS Nanophotonics: Technology, System
Implications, and a CMP Case Study (book chapter),
in: Low Power Networks-on-Chip, Springer, 2011, pp.
223–254.
[28] J. Ahn, M. Fiorentino, R. G. Beausoleil, N. Binkert,
A. Davis, D. Fattal, N. P. Jouppi, M. McLaren, C. M.
Santori, R. S. Schreiber, et al., Devices and archi-
tectures for photonic chip-scale integration, Applied
Physics A: Materials Science & Processing 95 (4)
(2009) 989–997.
[29] C. Li, M. Browning, P. V. Gratz, S. Palermo, Lu-
minoc: A power-efficient, high-performance, photonic
network-on-chip, IEEE Transactions on Computer-
Aided Design of Integrated Circuits and Systems
33 (6) (2014) 826–838.
[30] N. Jiang, D. U. Becker, G. Michelogiannakis, J. Bal-
four, B. Towles, D. E. Shaw, J.-H. Kim, W. J. Dally,
A Detailed and Flexible Cycle-accurate Network-on-
Chip Simulator, in: International Symposium on Per-
formance Analysis of Systems and Software (ISPASS),
IEEE, 2013, pp. 86–96.
[31] D.-h. Park, PacketGenie: Traffic Generator (accessed
2016).
URL http://wwweb.eecs.umich.edu/PacketGenie/
index.php/Introducing PacketGenie
[32] NASA, NAS Parallel Benchmarks (accessed 2016).
URL http://www.nas.nasa.gov/publications/npb.
html
13
Vikram K. Narayana re-
ceived the received the B.E.
degree in electronics and com-
munication engineering from
Mysore University, India in
2000, and the Ph.D. degree
from the Indian Institute of
Technology Madras, India, in
20062007. He is currently an
Assistant Research Professor
in the Department of Electrical
and Computer Engineering at
The George Washington University. In the past, he has worked
for Wipro Technologies, Siemens Corporate Technology, and
STMicroElectronics in Bangalore, India. His research interests
include computer architecture, reconfigurable and GPU
computing, high-performance computing, photonic network-
on-chips and optical computing. He is a Senior Member of the
IEEE and IEEE Computer Society.
Shuai Sun was born
in Henan, China in
1990. He received the
B.S. degree from North
China Electric Power
University (Beijing) in
2012 major in Automa-
tion and M.S. degree
from George Wash-
ington Uni- versity in
2014 major in Electrical
Engineering. He started
his Ph.D. program
in George Washington University since 2015 as a research
assistant in the Nanophotonic Lab led by Prof. Volker J.
Sorger. His research area includes optical NoCs in the levels of
nano-devices and network architectures, photonic-plasmonic
hybrid interconnects, optical computing, optical neural net-
works and nanophotonic devices. He is now working on a
project which brings together expertise in nano-plasmonics,
optoelectronic, architecture, reconfigurable technologies and
HPC to address next generation network on chip (NoC) for
future optical computing and sponsored by AFOSR.
Abdel-Hameed Badawy is a
tenure-track assistant professor
in the Klipsch School of Electri-
cal and Computer Engineering
at the New Mexico State Uni-
versity and also held a lead
research scientist position at the
High Performance Computing
Laboratory (HPCL) at the
George Washington University.
He received his Ph.D. and M.Sc.
both from the University of
Maryland, College Park, in
Computer Engineering. His research interests include locality
optimizations, interactions of computer architectures and
compilers, high performance computing, machine intelligence
techniques and their applications to computer architecture,
and Green Computing. He has published in ACM/IEEE
conferences and Journals and served on many conference
technical program committees. He is a Senior Member of the
IEEE, IEEE Computer Society, a Professional member of the
ACM, and a deans member of the ASEE. He served as the
vice chair of the Arkansas River Valley IEEE section in 2014
and 2016.
Volker J. Sorger is an
assistant professor in the De-
partment of Electrical and
Computer Engineering, and
the director of the Orthogonal
Physics Enabled Nanophotonics
(OPEN) Labs at the George
Washington University. He
received his PhD from the
University of California Berke-
ley. His research areas include
opto-electronic devices, optical
information processing, and
internet-of-things technologies. Dr. Sorger received multiple
awards such as the Air Force Office of Scientific Research
young investigator award, Outstanding Young Researcher
Award from GWU, MRS Graduate Gold award, and Intel
Fellowship. Dr. Sorger is the executive chair for the technical
groups of OSA. He serves at the board of meetings for both
OSA and SPIE. He is the editor-in-chief for the journal
Nanophotonics, and member of IEEE, OSA, SPIE, and MRS.
Lastly he is the founder of the Materials for Nanophotonics
subcommittee at the Integrated Photonics Research (IPR)
topical meeting, and served on a task force of the National
Photonics Initiative (NPI).
Tarek El-Ghazawi is a Pro-
fessor in the Department of
Electrical and Computer Engi-
neering at The George Wash-
ington University, where he
leads the university-wide Strate-
gic Program in High- Perfor-
mance Computing. He is the
founding director of The GW
Institute for Massively Paral-
lel Applications and Computing
Technologies (IMPACT). His re-
search interests include high-
performance computing, parallel computer architectures, high-
performance I/O, reconfigurable computing, experimental per-
formance evaluations, computer vision, and remote sensing. He
has published over 200 refereed research papers and book chap-
ters in these areas and his research has been supported by
DoD/DARPA, NASA, NSF, and also industry, including IBM
and SGI. He is the first author of the book UPC: Distributed
Shared Memory Programming, which has the first formal spec-
ification of the UPC language used in high-performance com-
puting. Dr. El-Ghazawi is a member of the ACM and the Phi
Kappa Phi National Honor Society; he was also a U.S. Ful-
bright Scholar, a recipient of the Alexander Schwarzkopf Prize
for Technological Innovations and a recipient of the Alexander
von Humboldt research award from the Humboldt Foundation
in Germany. He is a fellow of the IEEE.
14
